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This study characterizes the stress-induced subthreshold degradation effect in low-temperature polycrystalline silicon thin-film transistors ͑LTPS-TFTs͒ formed using sequential lateral solidified ͑SLS͒ crystallization on a glass substrate. The SLS process is adopted to improve carrier mobility by increasing the grain size. The deterioration of the innate subgrain boundaries that are induced by channel hot-electron stress causes these transistors to exhibit double-hump subthreshold characteristics which become more prominent as the width of the channel increases. A physical theory and a proposed transistor network model accurately explain and predict the width-dependent subthreshold degradation characteristics of these stress LTPS-TFTs. © 2007 American Institute of Physics. ͓DOI: 10.1063/1.2734504͔
Low-temperature polysilicon thin-film transistors ͑LTPS-TFTs͒ with high mobility and driving current are applied in active matrix liquid crystal displays ͑LCDs͒ and active matrix organic light emitting diode applications. As well as offering high resolution and high luminance, the LTPS-TFT LCDs can achieve "system-on-panel," meaning that various functional circuits can be integrated on a single display panel.
1,2 Improved TFT performance, including high drive current, on/off current ratio, and good subthreshold characteristics, is crucial to integrate further the peripheral circuitry on a single glass substrate.
Various advanced crystallization techniques have been developed to enlarge grains. These include metal-induced lateral crystallization, 3 selectively enlarging laser crystallization 4 and sequential lateral solidification 5 ͑SLS͒, to increase the driving current of the transistor. Even though these crystallization schemes have been demonstrated to provide larger grains, the reliability of the corresponding LTPS-TFTs, which is related to features of the polysilicon grain boundaries, has not yet been studied thoroughly. High-field or high-current stress may change the characteristics at the innate grain boundaries of poly-Si, modifying the transistor behavior during operation. Some works have reported that the turn-on current declines significantly after a high-voltage stress has been applied. 6, 7 Some studies have revealed increased subthreshold leakage current as a result of edge leakage. 8, 9 Transistors prepared by SLS laser crystallization exhibit superior performance because of the large grains and the predictable grain boundaries. This study addresses the monitoring of the degradation behavior of devices made by the SLS process. Width-dependent subthreshold doublehump characteristics are observed, and a transistor network model is proposed and verified. Based on the proposed transistor network model, the width dependence and temperature dependence of the TFTs' characteristics can be accurately predicted.
Poly-Si TFT devices are fabricated on a glass substrate by the SLS low-temperature process with the following steps. Initially, buffer SiO 2 films and 50-nm-thick amorphous silicon films were deposited by plasma-enhanced chemical vapor deposition ͑PECVD͒, and subsequently, the films were dehydrogenated by performing a furnace annealing step. Then, the amorphous Si films were crystallized by two-shot SLS laser annealing. 3 The scanning electron microscope ͑SEM͒ image in Fig. 1 clearly reveals that the fabricated SLS poly-Si film contains grains with a lateral size of about 3.5 m. After device islands were defined, a stacked gate dielectric with a 15-nm-thick bottom oxide layer, a 25-nm-thick nitride layer, and 30-nm-thick top oxide was formed by PECVD and capped using a molybdenumtungsten ͑Mo-W͒ gate electrode. Finally, contact hole formation and metallization were carried out to complete the process. The TFT devices were fabricated with main grain boundaries ͑GBs͒ within the channel region that were per- Figure 2 summarizes the transfer characteristics of devices with W = 8, 16, and 32 m, before and after 1000 s of hot-carrier stress at low and high drain biases, respectively. These measurements exhibit a more pronounced threshold voltage decrease and leakage level increase for larger V d due to the drain-induced barrier lowering effect. The double-hump characteristics in the subthreshold region indicate that secondary conduction paths emerge after devices undergo significant stress. Additionally, these early turn-on characteristics of these stressed devices depend fairly strongly on the channel width. The early conduction behavior became more evident as channel width increased, which is contrary to edge-transistor-induced double-hump effect, which is less significant in width channel devices.
A physical theory is proposed to explain the causes of the early turn-on characteristics, and suggests that the subgrain boundaries that are parallel to the direction of the channel current are responsible for producing conduction paths between the source and the drain after these transistors experience hot-carrier stress. This network of subgrain boundaries also explains the strong dependence of width on the degraded subthreshold characteristics. Interface trapping at subgrain boundaries following stress reduces the local threshold voltage. Therefore, the degradation on the subgrain boundaries can support early turn-on leakage characteristics when the main transistor is off. If the degraded subgrain boundaries connect to form a continuous path, then the secondary conduction path is formed. A wider channel corresponds to a greater probability of forming a leakage path, making the double hump more prominent.
A transistor network model, as presented in Fig. 3 , is established to simulate the double-hump behavior and verify the proposed theory. The complete TFT can be regarded as a weighted sum of two TFTs in parallel. The composition of the network of transistors is based on the actual grain boundaries in the channel region. Each subgrain boundary is treated as a localized transistor ͑M i ͒ with a higher threshold voltage than the main transistor. The average number of these localized transistors ͑M i ͒, transistors in the direction of the channel width, n W , is defined as W / W G , where W is the channel width of TFT and W G is the mean grain width. Similarly, the average number of transistors in channel length direction, n L , is given by L / L G , where L denotes the channel length of TFT and L G is the mean grain size. As estimated from the SEM image in Fig. 1 , the size of each subgrain parallel to the flow of current is around 0.3 m wide by 3.5 m long. Consequently, about three subgrain boundaries are present per micrometer, indicating that the number of parallel transistors ͑n W ͒ along the channel width direction is 3W in the subgrain boundary transistor network. The network consists of three parallel transistors of 10 m in length in the direction of the channel. Simulations were performed using a currently available poly-Si TFT model, 10 with a subcircuit model shown in Fig. 3 . The probability that a particular subgrain boundary is degraded is fixed. Table I presents related parameter values that are used in the following simulations. The threshold voltage ͑Vt i ͒ of a transistor, determined by each subgrain boundary, is found to shift exponentially with stress time, which is attributable to the effect of positive feedback on the conduction path in a channel. ripheral circuitry in a system on panel applications. This work investigates channel-width-dependent subthreshold current degradation after hot-carrier stress, as a result of the presence of innate subgrain boundaries in the sequential lateral solidified poly-Si film. The proposed physical model attributes this behavior to the conduction path that is formed by the degradation of subgrain boundaries after stress operation. The proposed transistor network model predicts double-hump characteristics and more prominent degradation on wider transistors. The simulation of the degraded transfer characteristics is demonstrated to be fairly accurate. 
